国際学会で発表した論文のうち、査読ありの一覧です

現在109本の論文があります  

　　全て表示　　  査読なしのみ表示

国際学会発表（査読あり）

41
K. Suzuki, N. Takai, M. Kato, H. Seki, Y. Sugawara, H. Kobayashi , “Comparator Circuits Automation by Combination of Distributed Genetic Algorithm and HSPICE Optimization,” 2015 IEEE 11th International Conference on ASIC, pp. B4-3, Chengdu, China, (Nov. 2015).
42
Y. Sugawara, N. Takai, M. Kato, H. Seki, K. Suzuki, H. Kobayashi , “Automatic Design of Doubly-terminated RC Polyphase Filters by Using Distributed Genetic Algorithm,” 2015 IEEE 11th International Conference on ASIC, pp. B3-6, Chengdu, China, (Nov. 2015).
43
Y. Kobori, N. Tsukiji, N. Takai, H. Kobayashi , “High Efficiency ZPS-PWM Dual-Output Converters with EMI Reduction Method,” ICCDS 2015 : 18th International Conference on Circuits Devices and Systems, Vancouver, Canada, (Aug. 2015).
44
Y. Kobori, N. Tsukiji, N. Takai, H. Kobayashi , “EMI Reduction by Extended Spread Spectrum in Switching Converter,” IEICE EMC Joint Workshop, Bangkok, Thailand, (Jun. 2015).
45
Y. Kobori, S. Tanaka, N. Tsukiji, N. Takai, H. Kobayashi , “High Speed Response Single-Inductor Dual-Output DC-DC Converter with Hysteric Control,” ICPEIE2015: 17th International Conference on Power Electronics and Instrumentation Engineering, Venice, Italy, (Apr. 2015).
46
N. Tsukiji, Y. Kobori, N. Takai, H. Kobayashi , “Single-Inductor-Dual-Output DC-DC Converter Design with ZVS-PWM Control,” The 3rd Solid State Systems Symposium-VLSIs and Semiconductor Related Technologies & The 17th International Conference on Analog VLSI Circuits, pp. 99-103, HoChiMinhCity, Vietnam, (Oct. 2014).
47
R. Wang, Y. Kobori, N. Takai, H. Kobayashi, S. Tanaka, K. Kaneya, S. Wu, S. N. Mohyar , “Single Inductor Dual Output Buck Convertor with Rippled-Based Serial Control,” The 3rd Solid State Systems Symposium-VLSIs and Semiconductor Related Technologies & The 17th International Conference on Analog VLSI Circuits, pp. 72-75, HoChiMinhCity, Vietnam, (Oct. 2014).
48
H. Seki, N. Takai, H. Kobayashi, T. Negishi, M. Kato, Y. Sugawara, K. Suzuki , “Automatic Design of Complex Filter Using Genetic Algorithm,” The 3rd Solid State Systems Symposium-VLSIs and Semiconductor Related Technologies & The 17th International Conference on Analog VLSI Circuits, pp. 54-60, HoChiMinhCity, Vietnam, (Oct. 2014).
49
M. Kato, N. Takai, H. Kobayashi, T. Negishi, H. Seki, Y. Sugawara, K. Suzuki , “Automatic Synthesis of Comparator Circuits by Using Combination of Circuit Blocks,” The 3rd Solid State Systems Symposium-VLSIs and Semiconductor Related Technologies & The 17th International Conference on Analog VLSI Circuits, pp. 47-53, HoChiMinhCity, Vietnam, (Oct. 2014).
50
N. Shiraishi, Y. Kobori, N. Takai, N. Tsukiji, K. Kaneya, S. Tanaka, H. Kobayashi , “Proposal of SIDO Converter with Adaptive PWM,” The 3rd Solid State Systems Symposium-VLSIs and Semiconductor Related Technologies & The 17th International Conference on Analog VLSI Circuits, pp. 80-86, HoChiMinhCity, Vietnam, (Oct. 2014).
51
Y. Kobori, L. Quan, S. Wu, S. N. Mohyar, Z. Nosker, N. Tsukiji, N. Takai, H. Kobayashi , “Electrolytic Capacitor-less Transformer-less AC-DC LED Driver with Current Ripple Canceller,” ICPESE 2014: International Conference on Power and Energy Systems Engineering, Paris, France, (Aug. 2014).
52
Y. Kobori, M. Li, F. Zhao, S. Wu, N. Takai, H. Kobayashi , “Single-Inductor Multi-Output Buck Converter with Four-level Output Voltages,” ICPET 2014: International Conference on Power Engineering and Technology, Toronto, Canada, (Jun. 2014).
53
Y. Osawa, D. Hirabayashi, N. Harigai, H. Kobayashi, O. Kobayashi, M. Tsuji, S. Umeda, R. Shiota, N. Dobashi, M. Watanabe, T. Matsuura, K. Niitsu, T. J. Yamaguchi, N. Takai, I. Shimizu , “Phase Noise Measurement and Testing with Delta-Sigma TDC,” The 4th IEICE International Conference on Integrated Circuits Design and Verification, pp. 105-109, HoChiMinhCity, Vietnam, (Nov. 2013).
54
Z. Nosker, Y. Kobori, H. Kobayashi, K. Niitsu, N. Takai, T. J. Yamaguchi, E. Shikata, T. Kaneko, K. Ueda , “A Single Supply Bootstrapped Boost Regulator for Energy Harvesting Applications,” The 4th IEICE International Conference on Integrated Circuits Design and Verification, pp. 231-236, HoChiMinhCity, Vietnam, (Nov. 2013).
55
Y. Arai, Y. Liu, H. Kobayashi, T. Matsuura, O. Kobayashi, M. Tsuji, M. Watanabe, R. Shiota, N. Dobashi, S. Umeda, I. Shimizu, K. Niitsu, N. Takai, T. Yamaguchi , “Noise-Shaping Cyclic ADC Architecture,” The 4th IEICE International Conference on Integrated Circuits Design and Verification, pp. 272-277, HoChiMinhCity, Vietnam, (Nov. 2013).
56
S. Kawauchi, D. Oki, C. Li, M. Kamiyama, S. Banba, T. Dan, N. Takahashi, K. Sakata, H. Kobayashi, N. Takai , “A Power-Efficient Noise Canceling Technique Using Signal-Suppression Feed-forward for Wideband LNAs,” The 4th IEICE International Conference on Integrated Circuits Design and Verification, pp. 164-169, HoChiMinhCity, Vietnam, (Nov. 2013).
57
S. N. Mohyar, H. Hassan, M. Murakami, A. Motozawa, H. Kobayashi, O. Kobayashi, T. Matuura, N. Takai, I. Shimizu, K. Niitsu, M. Tsuji, M. Watanabe, N. Dobashi, R. Shiota, S. Umeda, T. J. Yamaguchi , “SFDR Improvement Algorithms for Current-Steering DACs,” The 4th IEICE International Conference on Integrated Circuits Design and Verification, pp. 93-98, HoChiMinhCity, Vietnam, (Nov. 2013).
58
S. Tanaka, T. Nagasima, Y. Kobori, K. Kaneya, T. Okada, T. Sakai, S. K. Biswas, N. Takai, H. Kobayashi, T. J. Yamaguchi, K. Ueda, E. Shikata, T. Kaneko , “Single Inductor Multi Output DC-DC Converter Design with Hysteresis Control,” The 4th IEICE International Conference on Integrated Circuits Design and Verification, pp. 198-203, HoChiMinhCity, Vietnam, (Nov. 2013).
59
R. Khatami, H. Kobayashi, N. Takai, Y. Kobori, T. J. Yamaguchi, E. Shikata, T. Kaneko, K. Ueda , “Delta-Sigma Digital-to-Time Converter and its Application to SSCG,” The 4th IEICE International Conference on Integrated Circuits Design and Verification, pp. 150-155, HoChiMinhCity, Vietnam, (Nov. 2013).
60
T. Negishi, N. Arai, N. Takai, M. Kato, H. Seki, S. K. Biswas, H. Kobayashi , “Automatic Synthesis of Comparator Circuit Using Genetic Algorithm,” The 4th IEICE International Conference on Integrated Circuits Design and Verification, pp. 116-121, HoChiMinhCity, Vietnam, (Nov. 2013).